
2002 Microchip Technology Inc.
Preliminary
DS30485A-page 207
PIC18FXX39
FIGURE 20-3:
CODE PROTECTED PROGRAM MEMORY FOR PIC18FXX39
TABLE 20-3:
SUMMARY OF CODE PROTECTION REGISTERS
MEMORY SIZE/DEVICE
Block Code Protection
Controlled By:
16 Kbytes
(PIC18FX439)
32 Kbytes
(PIC18FX539)
Address
Range
Boot Block
000000h
0001FFh
CPB, WRTB, EBTRB
Block 0
000200h
001FFFh
CP0, WRT0, EBTR0
Block 1
002000h
002FFFh
003000h
003FFFh
CP1, WRT1, EBTR1
Unimplemented
Read ‘0’s
Block 2
004000h
005FFFh
CP2, WRT2, EBTR2
Unimplemented
Read ‘0’s
006000h
007FFFh
—
Unimplemented
Read ‘0’s
Unimplemented
Read ‘0’s
008000h
1FFFFFh
(Unimplemented Memory Space)
Reserved
File Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
300008h
CONFIG5L
—
—(1)
CP2
CP1
CP0
300009h
CONFIG5H
CPD
CPB
—
30000Ah
CONFIG6L
—
—(1)
WRT2
WRT1
WRT0
30000Bh
CONFIG6H
WRTD
WRTB
WRTC
—
30000Ch
CONFIG7L
—
—(1)
EBTR2
EBTR1
EBTR0
30000Dh
CONFIG7H
—
EBTRB
—
Legend: Shaded cells are unimplemented.
Note 1: Unimplemented, but reserved; maintain this bit set.